



The  
Patent  
Office



INVESTOR IN PEOPLE

The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Regulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Commissioner-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1985 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Dated 11 APR 2000

**This Page Blank (uspto)**

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Kay et al.

Serial No.: 09/580,223

Filed: May 26, 2000



Group No.:

Examiner:

#6

For: MULTICHANNEL SYNCHRONISED COMMUNICATION

Assistant Commissioner for Patents  
Washington, D.C. 20231

## TRANSMITTAL OF CERTIFIED COPY

Attached please find the certified copy of the foreign application from which  
priority is claimed for this case:

Country: United Kingdom  
Application Number: 9912232.7  
Filing Date: May 27, 1999

SIGNATURE OF ATTORNEY

Reg. No. 26,725

Neil A. DuChez

Tel. No. (216) 621-1113

**RENNER, OTTO, BOISSELLE & SKLAR, P.L.L.**  
1621 Euclid Avenue  
Nineteenth Floor  
Cleveland, Ohio 44115

## CERTIFICATE OF MAILING UNDER 37 C.F.R. § 1.8

I hereby certify that this correspondence (along with any paper referenced as being attached or  
enclosed) is being deposited on the below date with the United States Postal Service with sufficient postage as  
first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Date: June 8, 2000

  
Janet Farr



**This Page Blank (uspto)**

27 MAY 1999

# Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

The Patent Office

Cardiff Road  
Newport  
Gwent NP9 1RH

## 1. Your reference

P50615GB

## 2. Patent application number

(The Patent Office will fill in this part)

9912232.7

## 3. Full name, address and postcode of the or of each applicant (underline all surnames)

Sharp Kabushiki Kaisha  
22-22 Nagaike-cho  
Abeno-ku, Osaka 545-8522  
Japan

Patents ADP number (if you know it)

If the applicant is a corporate body, give the country/state of its incorporation

Japan

6644421002

## 4. Title of the invention

Multichannel Synchronised Communication

## 5. Name of your agent (if you have one)

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

Marks & Clerk

Marks & Clerk  
4220 Nash Court  
Oxford Business Park South  
Oxford  
OX4 2RU

Patents ADP number (if you know it)

727 1125 001

## 6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number

Country

Priority application number  
(if you know it)

Date of filing  
(day / month / year)

## 7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application

Date of filing  
(day / month / year)

## 8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer 'Yes' if:

- a) any applicant named in part 3 is not an inventor, or
  - b) there is an inventor who is not named as an applicant, or
  - c) any named applicant is a corporate body.
- See note (d))

Yes

**Patents Form 1/77**

9. Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form (none)

Description 18

Claim(s) 2

Abstract 1

Drawing(s) 6

10. If you are also filing any of the following, state how many against each item.

Priority documents (none)

Translations of priority documents (none)

Statement of inventorship and right to grant of a patent (Patents Form 7/77) 1

Request for preliminary examination and search (Patents Form 9/77) 1

Request for substantive examination (none)  
(Patents Form 10/77)

Any other documents (none)  
(please specify)

11. I/We request the grant of a patent on the basis of this application.

Signature

Marks & Clerk

Date

25/5/99

Marks & Clerk

25 May, 1999

12. Name and daytime telephone number of person to contact in the United Kingdom Julian Asquith 01865 397900

**Warning**

*After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.*

**Notes**

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- d) If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- e) Once you have filled in the form you must remember to sign and date it.
- f) For details of the fee and ways to pay please contact the Patent Office.

27 MAY 1999

**Statement of inventorship and of  
right to grant of a patent**

The Patent Office

Cardiff Road  
Newport  
Gwent NP9 1RH

1. Your reference

P50615GB

2. Patent application number  
(if you know it)

**9912232.7**

3. Full name of the or of each applicant

Sharp Kabushiki Kaisha

4. Title of the invention

Multichannel Synchronised Communication

5. State how the applicant(s) derived the right  
from the inventor(s) to be granted a patent

By virtue of employment of the inventors by Sharp Laboratories  
of Europe Ltd., (SLE), and by agreement with Sharp Kabushiki  
Kaisha.

6. How many, if any, additional Patents Forms  
7/77 are attached to this form?  
(see note (c))

(none)

7.

I/We believe that the person(s) named over the page (and on  
any extra copies of this form) is/are the inventor(s) of the invention  
which the above patent application relates to.

Signature

*Marks & Clerk*

Date

25/5/99

Marks & Clerk

25 May 1999

8. Name and daytime telephone number of  
person to contact in the United Kingdom

Julian Asquith

01865 397900

**Notes**

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there are more than three inventors, please write the names and addresses of the other inventors on the back of another Patents Form 7/77 and attach it to this form.
- d) When an application does not declare any priority, or declares priority from an earlier UK application, you must provide enough copies of this form so that the Patent Office can send one to each inventor who is not an applicant.
- e) Once you have filled in the form you must remember to sign and date it.

Enter the full names, addresses and postcodes of the inventors in the boxes and underline the surnames

Andrew Kay  
99 Hurst Street  
Oxford  
OX4 1HA

701022805

Patents ADP number (if you know it):

Paul Philip Boca  
9 Osney Mews  
Henry Road  
Oxford  
OX2 0PF

766907600

Patents ADP number (if you know it):

Ryoji Sakurai  
566 Akebono,  
2613-1 chinomoto-cho  
Tenri-shi  
Naka-ken 632-0004  
Japan

766907700

Patents ADP number (if you know it):

Reminder

Have you signed the form?



# "Multichannel synchronised communication"

5 The invention relates to a method of transferring data from a sender process to a plurality of receiver processes, at least some of which are described in a hardware description language, and to hardware produced in accordance with such a method.

10 Occam is a computer language in which some parts of a program may be made to run concurrently (see Inmos Ltd., The Occam2 Reference Manual, Prentice-Hall International, 1988). The parts are called *processes*. The programmer may declare *synchronous channels*. Each channel connects exactly two processes in such a way that data can be sent from one (the *sender* process) to the other (the *receiver* process) synchronously. That is, if the sender starts to send first it must wait until the receiver is ready to receive, likewise if the receiver tries to receive first it must wait until the sender is ready to send.

20 Therefore data is never lost by (say) the sender overwriting a previous message before the receiver receives it; and never received twice by (say) the receiver performing a receive twice without the sender updating the content of the channel in between.

For example, in Occam:

```

25 CHAN OF INT ch: -- declare ch as an integer channel
    PAR
        SEQ -- first process
            ...      -- do some things
            ch ! x -- send the value x down channel ch
            ...      -- do some more things
30     SEQ -- second process (in parallel with first)
        ...      -- do some things
        ch ? y -- receive a value from channel ch, and store in y

```

... -- do some more things

The concrete syntax for send and receive may vary in other languages, for example send (ch, x) instead of ch ! x or y = receive (ch) instead of ch ? y. However the communication is always between precisely two processes.

VHDL is a hardware description language, which is also used extensively for hardware synthesis (see Steve Carlson, Introduction to HDL-based Design Using VHDL, Synopsys Inc., CA, 1991 and IEEE Standard VHDL Language Reference Manual, IEEE Std 1076-1993, IEEE, New York, 1993). Concurrent VHDL processes communicate by unsynchronised shared *signals*. One *writer* process (analogous to a sender) may write a value to a signal, and one or several *readers* (analogous to receivers) may read that value. However, it is entirely up to the designer to ensure that written data is read when it is valid by the readers. This can be done by building an handshake protocol, so that readers write to another signal (dedicated to this purpose) to indicate their status with regard to the data transfer.

For example, in VHDL you assign the value of an expression E to a signal S with the construct S <= E, and read from a signal S just by using its name in an expression. There is no limit to how many processes may read from S (although only one may write to S unless the signal is declared with a resolution function). However there is no automatic synchronisation. Values may be read more often than written (and so data repeated) or written more often than read (and so data lost).

Bach (see British Patent Publication No. 2317245) is a language similar to the software language of C, but which supports parallelism and communication like Occam, and which may be used to synthesise hardware. (Because of this feature, the Bach compiler which compiles the Bach language into hardware is called a *hardware compiler*). That is, the syntax is like C (with extensions), but the semantics are more akin to Occam, with its parallelism and synchronised communication. In Bach data may be sent along synchronous channels as in Occam.

Note particularly that communication is always one to one. One process sends, and another process receives. To send data to more processes requires more channels.

In addition there are global variables, which may be written and read by several processes, but without automatic synchronisation. It is possible to use shared variables to distribute information to several processes, but then there is no guaranteed synchronisation, and the user must invent an ad-hoc signalling system to ensure data is correctly transferred. In Bach such shared variables are called *achans* for asynchronous channels.

For example, in Bach:

Void main (void)

{

15     chan int ch:             // declare ch as a synchronised channel carrying  
                              // integer data

      par {{

        // first process

        ...                   // do some things

20       send (ch, x);         // send the value x down channel ch

        ...                   // do some more things

      }}{

        // second process (in parallel with first)

        ...                   // do some things

25       y = receive (ch);     // receive a value from channel ch, and store in y

        ...                   // do some more things

      }}

}

30       The Bach compilers convert these constructs either into software for execution on a microprocessor or into a hardware description for the design of a special purpose integrated circuit.

According to the invention there is provided a method of transferring data from a sender process to a plurality of receiver processes, wherein at least one of said processes is described in a hardware description language, said hardware description  
5 language incorporating simulation means for simulation of the behaviour of hardware and also incorporating a hardware compiler for deriving hardware which behaves according to said simulation, and wherein the method uses a language construct which effects synchronised communication between the sender process and the receiver processes.

10

The method may involve carrying out a send algorithm under the control of a pre-emptive scheduler.

15 The scheduler may ensure that the send algorithm is carried out without descheduling.

A check may be made that all of the receiver processes are ready to receive data before data is transferred from the sender process to the receiver processes.

20

The method may involve carrying out a receive algorithm under the control of a pre-emptive scheduler.

The scheduler may ensure that the receive algorithm is carried out without  
25 descheduling.

At least one of said processes may be embodied in hardware.

This is the so-called "hybrid" hardware-software implementation of the  
30 invention.

Alternatively all of said processes may be described in said hardware description language.

5 The invention also provides a synchronous electrical circuit produced by first simulating at least part of the circuit in accordance with the above method and then creating the circuit using said hardware compiler.

The synchronous electrical circuit may be a digital electronic circuit.

10 The invention also provides a hardware description language adapted to simulate the behaviour of at least a sender process and a plurality of receiver processes, and comprising a language construct which effects synchronised communication between the sender process and the receiver processes.

15 The hardware description language may be adapted to carry out the above method.

In this way it is possible to extend a language like Bach to support what we herein call *multi-channels*, or *mchans* for short. A multi-channel is synchronous like an  
20 Occam channel, and permits multiple receivers like a VHDL signal.

We provide implementations in both software and hardware, so that a designer can simulate a design in software before synthesising it in hardware, using the same design document. The hardware implementation involves creating a synchronisation  
25 block capable of synchronising an arbitrary (but fixed) number,  $n > 0$ , of processes (one sending,  $n - 1$  receiving), and protocols which each sender or receiver must obey when performing. Possible implementations are given later.

We add an extra data type specifier (arbitrarily given the name *mchan*) to the  
30 description language. For example, in Bach:

```

mchan int m1;           // declare m1 as an 'int' type
                        //      multichannel
par {{                 // begin process branching
    ...                // code for process 1
5    send (m1, x);      // send value of x on m1, and synch
    ...                // more code for process 1
    }}
    ...                // code for process 2
    y = receive (m1);   // synchronise on m1, store value in y
10   ...               //more code for process 2
    }}
    ...                // code for process 3
    z = receive (m1):   // synchronise on m1, store value in z
    ...                // more code for process 3
15   }}               // end process branching

```

This example shows the declaration of a multichannel `m1`, and three processes which use it. The sender sends the result of any expression `E` to `m1` with the phrase `send (m1, E);`. In this case there are two receivers, and they may obtain the value sent by using the expression `receive (m1)`. The send and receive constructs will not terminate until the entire synchronisation is complete; that is, when the sender has executed send and all receivers have executed receive).

In addition any receiver may use the 'ready' test, `ready (m1)` which is true if the sender has executed send but is still waiting for the synchronisation. The 'ready' test finishes immediately (it doesn't wait for synchronisation) and it doesn't affect the behaviour of the other processes engaged in the synchronisation.

Suppose `m1` is declared as a multichannel. Not every process is required to be a sender or receiver for `m1`; this allows synchronisation of just a subset of processes.

Only one process may be a sender for it, and this process is identified by the compiler as being the only one containing a send command for  $m1$ . Several processes may be receivers for  $m1$ , and these are identified as those processes containing the expression receive ( $m1$ ). No process may be both sender and receiver for  $m1$ .

5

This multichannel language primitive (ie. Additional part to the language) makes it easy for a designer to specify that a single process (software or circuit) controls and synchronises data transfer with a number of dependent processes (software or circuits).

10

The designer does not need to build an ad-hoc synchronising circuit each time as in VHDL.

15

The implementation is cheaper than would be the set of at least  $N + 1$  one-to-one synchronous sends that would be required in Occam (where  $N$  is the number of receivers) or in Bach. The new method is therefore faster, and may require less silicon area (in a hardware implementation) or memory (in a software implementation).

20

Because hardware and software implementations are available multichannels can be added to a hardware compilation system such as Bach.

The invention will now be more particular described, by way of example only, with reference to the accompanying drawings, in which:

25

Figures 1(a), 1(b) and 1(c) show high level views of channels and signals;

Figure 2 gives an algorithm for handling sends on mchannels;

Figure 3 gives an algorithm for handling receives on mchannels;

30

Figure 4 gives a simpler version of the algorithm in Figure 3 which is used when the data to be received on an mchannel is not used;

Figure 5 shows one implementation of mchannel send in hardware, giving a state machine;

Figure 6 shows one implementation of mchannel receive in hardware, giving a  
5 state machine; and

Figure 7 shows one hardware implementation of the mchannel synchronisation block 6 of Figure 1(c), giving a possible digital circuit.

10 Figure 1(a) is a high level view of a synchronous channel of the type used in Occam and Bach. A sender process 2 is connected to a receiver process 4 via a synchronisation block 6. There is one sender 2 and one receiver 4, and these are synchronised.

15 Throughout Figures 1(a) to 1(c) synchronisation signals 8 are represented by small arrows, and data signals 10 are represented by larger arrows.

Figure 1(b) is a high level view of a VHDL signal. For convenience the same reference numbers are used to indicate the sender (or writer) process 2, the receiver (or  
20 reader) processes 4, and the data signals 10. The processes are unsynchronised.

Figure 1(c) is a high level view of a multichannel in accordance with the invention. For convenience the same reference numbers are used to indicate the sender process 2, the receiver processes 4, the synchronisation block 6, and the synchronisation  
25 signals 8 and data signals 10. The processes (2 and 4) are synchronised by the synchronisation block 6.

Software implementations of the invention will be described first, followed by hardware implementations.



Algorithms for handling send and receive on mchannels will be described. These algorithms are intended for execution on a sequential computer which has a single processor. Some concepts and terms will first be explained:

- 5        Each process is assigned a number called a process identifier (id for short). No two processes have the same id.

Throughout, we will assume that the execution of processes is managed by a pre-emptive scheduler. Such a pre-emptive scheduler controls the time division of the execution of various processes. For example, processing can be shared between  
10        different processes, or the scheduler can instruct that a given process be completed before processing of the next process begins. Two procedures (or commands, i.e. "lock" and "unlock") are provided to interact directly with the scheduler: *lock()* instructs it not to deschedule the current process, and *unlock()* passes control back to it to run  
15        another (or possibly the same) process. That is, everything between *lock* and *unlock* must be executed before any other process is executed. A set is used to store the processes which are ready to run. The scheduler dispatches items from it and terminates when there are no items left. Two procedures (or commands) will be used to update the set: "wake-up" adds process ids and "sleep" removes the id of the process currently  
20        being executed. Note that "wake up" and "sleep" do not perform any scheduling or descheduling, they simply affect which processes are available to be scheduled when the scheduler next runs.

Certain information about mchannels must be stored. A convenient way of  
25        doing this is to use the following functions:

*channel-ready* : returns true if either a send or a receive has happened on a given mchannel, and returns false otherwise.

30        *data* : returns the data most recently sent on a given mchannel.

It is also necessary to find out which sends and receives have happened. The following functions will be used for this purpose:

5        *sender* : if a send has happened on a given mchannel, this function returns the process id in which the send can be found.

*receivers* : given an mchannel, this function returns the ids of the processes whose receives have happened.

10       Variables used to receive data from an mchannel will be called *destinations*. For example, in the assignment `x = receive (ch)`, `x` is the destination. Not all receives have destinations, however. For example, in the fragment of code

```
15       {  
         ...  
         send (ch1, d);  
         receive (ch2);  
         ...  
     }
```

20       receive does not have a destination. Such receives are used for synchronisation. Given an mchannel, the function *destinations* returns all the destinations in the processes whose receives have happened.

25       As has already been mentioned, each send operation on an mchannel typically has several corresponding receives. It is useful for our purposes to know the ids of processes in which the receives exist. The following can be used to find out this information.

30       *receives-on-mchannel* returns the ids of the processes which receive on a given mchannel.

All of the functions we have presented will be viewed extensionally, i.e. as sets of pairs. For example, the function which maps 1 to 2, 2 to 3, 3 to 4 and 4 to 1 can be written as  $f = \{(1,2), (2,3), (3,4), (4,1)\}$

5 The algorithms will be presented in the form

$$\begin{array}{l} \textit{procedure-name} (\textit{parameter list}) = \\ \textit{procedure-body} \end{array}$$

10 The *procedure-body* consists of assignments to the functions introduced above as well as calls to the following procedures: *lock*, *unlock*, *wake-up*, *sleep* and *copy-data-to-destinations*. The purpose of *copy-data-to-destinations* is, as its name suggests, to copy a given piece of data to the destinations of a given mchannel:

15 
$$\begin{array}{l} \textit{copy-data-to-destinations} (d, ch) = \\ \quad \textit{for each } x \textit{ in destinations } (ch) \\ \quad \quad \textit{do} \\ \quad \quad \quad x := d \\ \quad \quad \textit{od} \end{array}$$

20

The functions are not passed as arguments. Instead we assume that there is a global state in which they exist. The reason for making this assumption is to simplify the presentation.

25 We now focus our attention on the assignments. These assignments involve updating the functions introduced above. Set-theoretic operations can be used to perform the updates, since the functions are sets of pairs. In particular, we will make use of the following:

30 (a) union, written  $\cup$ , for combining two sets. For example:  $\{1,2,3\} \cup \{2,3,4,5\} = \{1,2,3,4,5\}$ ;

- (b) difference, written  $-$ , for removing items from a set. For example:  $\{1,2,3\} - \{2,3,4,5\} = \{1\}$ ;
- 5 (c) domain co-restriction, written  $\triangleleft$  (in the figures the same symbol is used, except that it has a horizontal line through the centre), for removing pairs whose first component is in a given set. For example taking the set of pairs "f" given above, then  $\{1,2\} \triangleleft f$  does not map 1 and 2 to anything.
- 10 (d) function override, written  $\oplus$ , for modifying a function. To illustrate this, consider the function  $f$  again. If we want  $f$  to map 1 to 3 (instead of mapping 1 to 2), we could write  $f \oplus \{(1,3)\}$ .

Two further symbols from set theory will be used:  $\#$  and  $\emptyset$ . The first of these returns the number of items in a set, and the other stands for the empty set.

15

We are now in a position to present our algorithms for send and receive. The algorithm for send, shown in Figure 2, is the simpler of the two, and so will be described first. It consists of four parts:

- 20 (1) First the scheduler is instructed not to deschedule the current process (box 11)
- (2) The id of the process containing the send and the data to be sent are both recorded. The mchannel on which the data is to be sent is set to READY (box 12).
- 25 (3) Next a check is made to see whether all of the receives have happened (i.e. all of the receivers are ready to receive) (box 13). If they have, the data can be received by all of the receivers. This entails the following (box 14):
- 30 - copying data to the destinations;
- putting the current process to sleep and waking up all of the receivers;

- resetting the information stored about the mchannel, i.e. setting the mchannel to NOT READY and clearing each of the following: the data sent on the mchannel, the destinations for the mchannel, the sender for the mchannel, the receivers for the mchannel.
- the process is then put to sleep.

If there are still receives to arrive, however, the process has more work to do at later time and so is put to sleep (box 15).

- (4) Finally, control is handed back to the scheduler so that it can select another process (if any) to run.

15 The algorithm is given below:

```

send(pid, d, ch) =
lock();
sender := sender  $\cup$  {(ch, pid)};
20 channel-ready := channel-ready  $\oplus$  {READY};
data := data  $\cup$  {(ch, d)};
if # receivers (ch) = # (receives-on-mchannel (ch))
then copy-data-to-destinations (d, ch);
wake-up (receivers (ch));
25 channel-ready := channel-ready  $\oplus$  {(ch, NOT READY)};
data := {ch}  $\triangleleft$  data;
destinations := destinations  $\oplus$  {(ch,  $\emptyset$ )};
sender := {ch}  $\triangleleft$  sender;
receivers := {ch}  $\triangleleft$  receivers;
30 sleep();
else sleep ();
unlock()

```

The algorithm for receive is more involved, and is shown in Figure 3. Once again, it consists of four parts:

- 5 (1) first the scheduler is instructed not to deschedule the current process (box 16)
- (2) the id of the process containing the receive is recorded and so is the destination (box 17). (If there happens to be no destination, *destination* does not need to be updated.)
- 10 (3) next, a check is made (box 18) to see whether the following conditions are satisfied: the mchannel is ready and all of the receives have happened. If both of them are satisfied, it means that a send has happened (and so data is waiting to be received) and all of the receives are ready to receive. Thus it is safe to
- 15 receive data. This entails the following (box 19):
  - copying the data to the destinations;
  - waking up the process which sent the data;
  - waking up the receivers, except the one that has just happened;
  - 20 - resetting the channel (same as in the send algorithm)
  - the process is then put to sleep.

If either one of the two conditions does not hold, the process is put to sleep (box 21).

- 25 (4) Control is handed back to the scheduler.

The algorithm for receive is given below:

```

receive (ch, pid, y) =
lock();
30 receivers := receivers  $\oplus$  {(ch, receivers (ch)  $\cup$  {pid})};
destinations := destinations  $\oplus$  {(ch, destinations (ch)  $\cup$  {y})};
if channel-ready (ch) & # receivers (ch) = # receives-on-mchannel (ch)

```

```

    then  copy-data-to-destinations (data (ch), ch);
          wake-up (sender (ch));
          wake-up (receivers (ch) - {pid});
          channel-ready := channel-ready  $\oplus$  {(ch, NOT READY)};
5      data := {ch}  $\triangleleft$  data;
          destinations := destinations  $\oplus$  {(ch,  $\emptyset$ )};
          sender := {ch}  $\triangleleft$  sender;
          receivers := {ch}  $\triangleleft$  receivers;
          sleep ();
10     else  sleep ();
          unlock ()

```

As mentioned above, a receive may have no destination. The algorithm for receive can be simplified to cater for this situation, as shown in Figure 4. Here is the simplified algorithm:

```

receive2 (ch, pid) =
lock ();
receivers := receivers  $\oplus$  {(ch, receivers (ch)  $\cup$  {pid})};
20 if channel-ready (ch) & # receivers (ch) = # receives-on-mchannel (ch)
    then  copy-data-to-destinations (data (ch), ch);
          wake-up (sender (ch));
          wake-up (receivers (ch) - {pid});
          channel-ready := channel-ready  $\oplus$  {(ch, NOT READY)};
25      data := {ch}  $\triangleleft$  data;
          destinations := destinations  $\oplus$  {(ch,  $\emptyset$ )};
          sender := {ch}  $\triangleleft$  sender;
          receivers := {ch}  $\triangleleft$  receivers;
          sleep();
30     else  sleep();
          unlock()

```

A hardware implementation will now be described. This uses a synchronous clock common to all the processes.

5        Figure 5 shows the hardware implementation of a send operation, as a state machine. In the first state the value to be sent by sender 20 is connected to the *data* wires 21. Next the *sr* (sender ready) signal on the sender ready output 22 is set true, to indicate that the data is valid. In state 3 the sender waits until the *synch* signal on the synch input 24 is true. Then it sets *sr* back to false, ready for the next communication.  
10      Finally, it may continue with its normal operation. States 1 and 2 may be completed in the same clock cycle. Step 4 must occur after the start of the cycle in which *synch* is true, and before the start of the next cycle.

15        Figure 6 shows the hardware implementation of the *i*th receive operation. In the first state the receiver 26 sets its individual receiver ready signal *rr<sub>i</sub>* on receiver ready output 28 to true. Then it waits for the shared *synch* signal on synch input 30 to go true. In the next clock cycle it must transfer the data value from the data wires 32, and set the *rr<sub>i</sub>* signal back to false. Then it may continue with normal operation.

20        Figure 7 shows the hardware implementation of the synchronisation block 34 used in the hardware implementation. The *data* signal on data wires (21, 32) is passed straight through and distributed to all the receivers 26. The sender ready signal *sr* on sender ready input 36 and receiver ready signals *rr<sub>i</sub>* on receiver ready outputs 38 for all receivers 1 ...*N* are combined by logical AND gate 40. The result is a signal called  
25      *synch* and is passed to the sender and all the receivers on synch outputs 42.

Finally, if the ready test function is used by one or more of the receivers 26, then the *sr* signal must be distributed to all receivers 26 which do so. The value of the test ready (*m*) on this channel at any moment is equal to the value of the signal *sr*.

30

Note that in addition a mixed software-hardware implementation may be created. Each sender or receiver may be an item of pure hardware, or else a cpu with



circuitry and instructions capable of changing and/or sensing the appropriate signals (sr, rr, synch, data etc.). provided that the protocol is followed correctly (which is achieved usually by a finite state machine in the case of hardware, or by a program in the case of software) then the communicated data will be correctly transmitted.

5

If mchannels are to be used with the Bach system, then there must be an algorithm for creating the circuit from the source description, which is given below.

Each process in Bach is implemented as a circuit, and a process which branches  
10 into subprocesses gives rise to more than one circuit. As an optimisation one  
subprocess branch may be subsumed within the parent process's circuit, while the others  
produce distinct circuits. To communicate between these circuits wires are used, or  
perhaps wires together with logic and storage (for example, for modelling shared  
variables and channels), and these are referred to as resources. This is more fully  
15 described in British Patent Publication No. 2317245.

The algorithm for creating the circuit from the source description is as follows.  
First, examine the source and discover which mchannels are declared. There will be  
one mchannel resource for each mchannel in the source, consisting of wires to and from  
20 the reading and writing circuits and a synchronisation block. For each mchannel, mch,  
determine how many receivers are required - there will be just one process containing  
send instructions for mch, and may be several processes containing receive instructions  
for mch. This information allows the synch blocks to be built, and connected in the  
appropriate way to the reading and writing circuits.

25

The invention can be used for a complex design with many almost-independent  
blocks, processing chunks of data in parallel without communication, but in  
synchronisation. A controller may communicate with the blocks to pass them  
configuration data on each cycle, by sending to an mchannel for which the blocks are all  
30 receivers. Using mchan means that all blocks will synchronise and change  
configuration together. Different mchans could be used to communicate with particular  
(pre-determined) subsets of the blocks.

The invention can also be used for system where a controller reads data from somewhere and passes it to a number of slaves which will each perform its own function on the data before reading the next block. If the controller sends data by  
5 mchannel then all the data processing is easily kept in step.

10

15

20

25

30

**CLAIMS:**

1. A method of transferring data from a sender process to a plurality of receiver processes, wherein at least one of said processes is described in a hardware description language, said hardware description language incorporating simulation means for simulation of the behaviour of hardware and also incorporating a hardware compiler for deriving hardware which behaves according to said simulation, and wherein the method uses a language construct which effects synchronised communication between the sender process and the receiver processes.
2. A method as claimed in Claim 1 which involves carrying out a send algorithm under the control of a pre-emptive scheduler.
3. A method as claimed in claim 2 wherein the scheduler ensures that the send algorithm is carried out without descheduling.
4. A method as claimed in Claim 2 or 3, wherein a check is made that all of the receiver processes are ready to receive data before data is transferred from the sender process to the receiver processes.
5. A method as claimed in any preceding claim which involves carrying out a receive algorithm under the control of a pre-emptive scheduler.
6. A method as claimed in Claim 5, wherein the scheduler ensures that the receive algorithm is carried out without descheduling.
7. A method as claimed in any preceding claim, wherein at least one of said processes is embodied in hardware.
8. A method as claimed in any of claims 1 to 6, wherein all of said processes are described in said hardware description language.

9. A synchronous electrical circuit produced by first simulating at least part of the circuit in accordance with the method of any preceding claim, and then creating the circuit using said hardware compiler.
- 5 10. A synchronous electrical circuit as claimed in Claim 9, which is a digital electronic circuit.
- 10 11. A hardware description language adapted to simulate the behaviour of at least a sender process and a plurality of receiver processes, and comprising a language construct which effects synchronised communication between the sender process and the receiver processes.
12. A hardware description language adapted to carry out the method of any one of claims 1 to 8.

**ABSTRACT****"Multichannel synchronised communication"**

5 A method is provided of transferring data from a sender process 2 to a plurality  
of receiver processes 4 in a hardware description language, which uses a language  
construct which effects synchronised communication between the sender process 2 and  
the receiver processes 4.

(Figure 1(c))

10

15

20

**This Page Blank (uspto)**




Figure 1(a)




Figure 1(b)




Figure 1(c)

**This Page Blank (uspto)**






Figure 2: Algorithm for send

This Page Blank (uspto)




Figure 3: Algorithm for receive

This Page Blank (uspto)






Figure 4: Algorithm for the simplified receive

**This Page Blank (uspto)**



1. set 'data' to value to be sent
2. set 'sr' to true
3. wait until 'synch' is true
4. set 'sr' to false

Figure 5: Hardware implementation of send



Receive:

1. set 'rr(i)' to true
2. wait until 'synch' is true
3. copy data from 'data'
4. set 'rr(i)' to false

Figure 6: Hardware implementation of receive

This Page Blank (uspto)






Figure 7: Hardware implementation of synch

**This Page Blank (uspto)**